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 
Abstract—Synchronization is a crucial aspect in grid-tied 
systems, including single-phase photovoltaic inverters, and it can 
affect the overall performance of the system. Among prior-art 
synchronization schemes, the Multi Harmonic Decoupling Cell 
Phase-Locked Loop (MHDC-PLL) presents a fast response under 
grid disturbances and high accuracy under harmonic distortions. 
However, major drawbacks of the MHDC-PLL include increased 
complexity and inaccurate response under non-nominal 
frequencies, which may occur in practical applications. Thus, this 
paper proposes strategies to address these issues. At first, a novel 
re-formulation of an equivalent decoupling cell is proposed for 
reducing the implementation complexity, and then a frequency 
adaptive quadrature signal generator for the MHDC-PLL is 
proposed to enable an accurate response even under non-nominal 
frequencies. Simulation and experimental results are provided, 
which show that the proposed synchronization (i.e., the frequency 
adaptive MHDC-PLL) can achieve a fast and accurate response 
under any grid disturbance and/or severe harmonic conditions. 
Index Terms—Harmonic distortion, grid disturbance, 
inverters, phase-locked loops, photovoltaics, power quality.     
I. INTRODUCTION 
HE integration of roof-top photovoltaic (PV) systems has 
rapidly increased in recent years, where a single-phase 
configuration is preferable. Such single-phase PV systems 
employ grid-side power electronic inverters to properly inject 
the produced energy into the power grid [1], as it is 
exemplified in Fig. 1. The inverter controller ensures a proper 
operation of the grid-tied PV systems [1]-[5]. The inverter 
controller is based on a synchronization unit, an active (P) and 
reactive (Q) power controller, a current controller and a 
Maximum Power Point Tracking (MPPT) algorithm. As 
shown in Fig. 1, the synchronization unit is a crucial part of 
the inverter controller, since it can affect the inverter 
controllers and as a result the entire system operation.  
The synchronization unit is usually performed by a Phase-
Locked Loop (PLL) algorithm and it is responsible for a fast 
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and accurate estimation of the grid voltage and phase angle at 
the Point of Common Coupling (PCC) under any grid 
condition (e.g., voltage sags). A fast synchronization enables a 
proper dynamic performance of the inverter, which is essential 
for providing Fault Ride Through (FRT) support under low-
voltage grid faults and is required by the grid regulations [6], 
[7]. It should be noted that Japan [8] and Italy [9] have already 
issued FRT regulations even for low power applications. 
Moreover, the accuracy of the synchronization against voltage 
harmonic distortions can benefit the power quality of the PV 
system as it is discussed in [10]. Thus, it is vital to propose an 
advanced PLL scheme in terms of fast and good dynamic 
response under grid faults as well as high robustness against 
harmonics in these applications. 
In the prior-art work, several advanced synchronization 
methods can be found. An Inverse Park Transformation (IPT) 
based PLL has been presented in [11] and [12]; a Second 
Order Generalized Integrator (SOGI) based PLL scheme 
(SOGI-PLL) has been proposed in [12], [13]; and a SOGI 
based Frequency-Locked Loop (SOGI-FLL) was suggested in 
[14], [15]. These three synchronization methods present fast 
dynamics under grid disturbances and great immunity against 
high-order harmonics due to the second-order band- or low-
pass filtering characteristics. Unfortunately, the second-order 
filtering characteristics are not adequate to completely 
eliminate the effect of low-order harmonics as proven in the 
benchmarking of [13] and in the studies of [14], [16]. A 
synchronization scheme, named Enhanced PLL (EPLL) is 
proposed in [2], [12] based on adaptive filtering. In this case, 
the dynamic response of the synchronization is affected 
compared to the SOGI-PLL [12], [13] and the immunity 
against low- and high-order harmonics is poor according to the 
benchmarking of [13]. Additionally, two very interesting PLL 
schemes have been proposed in [17] – specifically, the Non-
frequency dependent Transfer Delay PLL (NTD-PLL) and the 
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Fig. 1. Structure of a single-phase grid-tied inverter and its controller with a 
synchronization unit. 
 
IEEE TRANSACTIONS ON POWER ELECTRONICS 2 
Enhanced Transfer Delay PLL (ETD-PLL). These 
synchronization schemes use small signal analysis to modify 
the transfer delay units required for the synchronization and to 
insert compensator gains in order to improve the overall PLL 
performance. As a result, a significant improvement is 
achieved on the synchronization response, especially in case 
of ETD-PLL however, it is not possible to completely 
eliminate the inaccuracies caused by harmonics as it is shown 
in [17]. The inaccuracies of the prior mentioned 
synchronization schemes against low-order harmonics can 
affect the power quality of the grid-tied inverter, since the 
synchronization information is typically employed throughout 
the entire control system (e.g., reference frame transform).  
Consequently, in order to improve the robustness against 
low-order harmonic distortions, synchronization techniques 
based on adaptive or notch filtering techniques [18], [19], 
solutions using repetitive and multi-resonant controllers [20], 
and schemes based on Moving Average Filters (MAF) [21], 
[22] have been proposed in literature. It is to be noted that the 
use of filtering techniques for improving the harmonic 
robustness is usually achieved at the cost of the dynamic 
response of the corresponding synchronization, as it is 
demonstrated in [10] for the case of the MAF-based PLL. 
Furthermore, a method for adjusting the PLL bandwidth-
tuning is suggested in [23] in order to improve the harmonic 
immunity, but the tuning of the PLL can directly slow the 
response of the synchronization, being the major drawback of 
this solution.  
An interesting PLL scheme is proposed in [24], [25], based 
on a novel Multi Harmonic Decoupling Cell (MHDC) 
techniques, which can achieve an accurate performance under 
harmonic distortions without affecting its dynamic responses. 
Major disadvantages of the MHDC-PLL are, however, the 
increased complexity in terms of heavy computation burden 
and the inaccurate response under non-nominal frequencies 
(e.g., a frequency jump).  
In light of the above issues, this paper aims to address the 
major issues for the MHDC-PLL system and thus to improve 
the performance by proposing a frequency adaptive MHDC-
PLL. In Section II.A, a frequency adaptive Quadrature Signal 
Generator (QSG) is developed to enable an accurate response 
under non-nominal frequencies. In Section II.B, the MHDC is 
reformulated in such way to achieve an equivalent fast and 
accurate performance under harmonic distortion and grid 
disturbances, but with a decrease in complexity and required 
processing time. Finally, in Section II.C, the development of 
the frequency adaptive MHDC-PLL is presented. A 
performance analysis and a complexity assessment of the 
proposed synchronization scheme is performed in Section III, 
while Section IV demonstrates simulation and experimental 
results of the proposed frequency adaptive MHDC-PLL. 
Finally, conclusions are drawn in Section V. 
II. FREQUENCY ADAPTIVE MHDC-PLL 
The MHDC-PLL proposed in [24], [25] employs a QSG 
unit to generate the in-quadrature voltage vector (vαβ) that is 
free of high-order harmonics, the MHDC to dynamically 
decouple the effect of low-order harmonics, and the dq-PLL 
algorithm to estimate the phase angle of the fundamental 
voltage component (v
+1
). The MHDC-PLL of [24], [25] 
suffers from the increased implementation complexity of the 
MHDC and the non-ideal or unsatisfactory responses of the 
QSG under frequency changes as it has been observed in [13]. 
Hence, the following propose schemes to address these issues. 
A. Frequency Adaptive Quadrature Signal Generator (QSG) 
The QSG of the MHDC-PLL in [24], [25] is based on a 
combination of an IPT structure to cancel out the high-order 
harmonics and a T/4 delay unit, where T is the nominal period 
of the grid voltage, to generate the in-quadrature voltage 
vector (i.e., vαβ). The IPT method is based on a forward Park’s 
transformation, on a low-pass filter ωf1/(s+ωf1), and on a 
backward Park’s transformation as described in [24]. It should 
be noted that the IPT method is not used for the in-quadrature 
vector vαβ generation, since the filtering effect of IPT on vα 
and vβ is different. Thus, a more complicated design of the 
MHDC is required for cancelling out the low-order harmonics. 
Here, the IPT is only used for filtering the high-order 
harmonics of the grid voltage vs. Therefore, the voltage vα is 
free of high-order harmonics and then a T/4 delay unit is used 
for generating the in-quadrature voltage vector vαβ.  
The T/4 delay unit of [24], [25] can accurately be 
performed in a digital controller, only when the ratio between 
the sampling frequency (denoted as fs) and the grid frequency 
(fgrid) is an integer. Therefore, in the case where the ratio (i.e., 
fs/(4
.
fgrid)) is an integer, the in-quadrature voltage vector vαβ 
can equivalently be expressed in the continuous- and in  the 
discrete-time domains as, 
grid
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where k is the sampling instant. Unfortunately, in the case 
where the ratio (fs/4
.
fgrid) is not an integer, the T/4 delay unit of 
[24], [25] can only approach the closest sample (denoted as 
kT/4) to the T/4 delayed signal, where kT/4 is the rounding value 
of fs/(4
.
fgrid). Hence, when the grid frequency varies, the 
generated discrete-time voltage vβ(k) can present a phase shift 
error Δφ from its desired continuous-time signal vβ(t) as 
explained by, 
/4( ) ( ) ( ) ( Δ ).4β α T β α
Tv k v k k v t v t φ       (2) 
In the worst case scenario, the phase error Δφ is equal to 
180·fgrid/fs. For example, when fs = 10 kHz and fgrid = 49.505 
Hz, the phase error can reach 0.89 degrees, since the sample 
vα(k- fs/(4
.
fgrid)) = vα (k-50.5) can only be approximated by the 
closest integer-order delayed sample in the digital controller, 
which is corresponding to vα(k-51). Such a phase shift error on 
the in-quadrature voltage vector vαβ will cause significant 
oscillations (errors) on the voltage signals expressed in the 
synchronous reference frame. As a result, undesired 
inaccuracies on the synchronization signals will be raised. A 
straightforward way to overcome this issue is to use a variable 
sampling rate as discussed in [26] to ensure that the delay 
fs/(4
.
fgrid) is always an integer under any grid frequency. 
However, in such grid-tied inverter applications, the variable 
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sampling rate is usually not a feasible option, due to several 
restrictions on the controller design. 
Hence, a novel frequency adaptive implementation of the 
T/4 delay unit is introduced in the following to enable an 
accurate operation of the MHDC-PLL under any grid 
frequency. The proposed frequency adaptive T/4 delay unit is 
developed in a digital controller by splitting the T/4 delay unit 
(i.e., z 
-(fs/fgrid)/4
) into an integer order delay (z
-P
) and a 
fractional order delay (z
-F
) as given in (3) and shown in Fig. 2.  
( / ) 4 ( )s gridf f P Fz z
  
 
(3) 
For the example of the previous paragraph, the value of 
vα(k- fs/(4
.
fgrid)) = vα(k-50.5) will be approximated by splitting 
the real delay into an integer order delay (z
-P 
= z
-50
) and a 
fractional order delay (z
-F
= z
-0.5
). Then, the integer order delay 
is directly available by the digital controller as an integer order 
delayed sample (z
-P
), while the fractional order delay (z
-F
) is 
approximated using the Lagrange interpolation polynomial 
finite-impulse-response filter [27] as, 
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Now, according to [27] , a very accurate approximation 
can be achieved by setting the Lagrange interpolation 
polynomial order (ND) as ND = 3. Thus, the coefficients Dl 
used in this approximation are given by, 
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 (5) 
Hence, the frequency adaptive T/4 delay unit is developed 
in the digital controller according to (3)-(5) and is presented in 
Fig. 2 in order to generate the in-quadrature voltage vector vαβ, 
which is as a consequence also frequency adaptive. The 
discrete-time voltage vβ(k) can accurately estimate the 
continuous-time voltage vβ(t)=vα(t-Τ/4) due to the Lagrange 
interpolation and thus, the use of the adaptive T/4 delay on the 
structure of the proposed frequency adaptive MHDC-PLL (as 
shown in Fig. 3) can enable an accurate synchronization under 
a varying grid frequency. 
B. Reformulation of the MHDC for Complexity Reduction 
The decoupling network (i.e., MHDC) of [24], [25] can 
achieve a dynamic cancellation of the low-order voltage 
harmonics and hence a fast and accurate synchronization can 
be ensured under any grid condition (e.g., grid faults and high 
harmonic distortion). Another major disadvantage of the 
MHDC of [24], [25] is the increased complexity (processing 
burden) of the decoupling network, which may be sufficiently 
high in such real-time applications. Hence, a re-formulation of 
the decoupling network is proposed in the following in order 
to minimize the required processing time of the algorithm and 
still to achieve an exact equivalent response with the 
conventional MHDC [24], [25]. The complexity minimization 
is achieved by re-designing the decoupling network in the 
stationary reference frame (αβ-frame) instead of performing 
this in each synchronous reference frame (dq
n
-frame) as it has 
initially been proposed in [24], [25]. 
The re-design of the decoupling network for dynamically 
cancelling out the low-order harmonics requires the analysis 
of the grid voltage under high harmonic distortion. As already 
proved in [24], the QSG is filtering out only the high-order 
harmonics (due to the IPT) and then it generates the voltage vβ 
component by delaying the voltage vα for a period of T/4. 
Thus, under harmonic distorted conditions, the vector vαβ can 
be expressed as a summation of the fundamental component (n 
= 1) and of the low-order harmonics (n = 3, 5, 7, 9, 11, 13, 
…), as given by, 
1
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1
3,5,7,...
cos( )
... Τ
cos( ( ) )
4
cos( )
,Τ
cos ( )
4
αβ αβ αβ αβ
n
n
nn
ωt θ
V
ω t θ
nωt θ
V
nω t θ
 
      
  
  
 
 
       

v v v v
 (6) 
where V
n
 and θn represent the amplitude and the initial phase 
angle of each voltage component respectively and ω is the 
angular grid frequency. Based on the QSG of the MHDC-PLL 
[24], [25] and by using basic trigonometric identities, (6) can 
be analyzed into,  
 
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where sgn(n) defines the speed direction of each component. It 
is worth noticing that sgn(n) is inserted in this analysis due to 
the QSG-based vαβ. 
According to (7), the direct calculation of each voltage 
component 𝐯𝛼𝛽
𝑛  is not possible due to the coupling effect 
among the existing components. However, an accurate 
estimation especially of the fundamental voltage component 
𝐯𝛼𝛽
1  is necessary for the grid synchronization of a grid-tied 
inverter system and thus, a novel decoupling network is 
proposed hereafter. The development of the decoupling 
network requires to express (7) in terms of any voltage 
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Fig. 2.  Structure of the T/4 delay unit for the proposed frequency adaptive 
MHDC-PLL. 
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component 𝐯𝛼𝛽
𝑛  as, 
n m
α α αn m
αβ αβ αβ n m
m n m nβ β β
v v v
v v v 
     
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Now, since the vectors 𝐯𝛼𝛽
𝑚  are unknown, the estimation of 
the voltage component 𝐯𝛼𝛽
𝑛  by 𝐯𝛼𝛽
∗𝑛  is enabled in (9) by 
replacing the unknown vectors 𝐯𝛼𝛽
𝑚  of (8) with the 
corresponding filtered estimation vectors ?̅?𝛼𝛽
∗𝑚. 
n m
αβ αβ αβ
m n
  * *v v v
 
(9) 
The filtered estimation vectors ?̅?𝛼𝛽
∗𝑚 are produced by 
filtering out the corresponding estimation vector 𝐯𝛼𝛽
∗𝑚 in order 
to eliminate any remaining oscillations after subtracting the 
coupling effect caused by the existence of other harmonic 
components. Since each estimation vector 𝐯𝛼𝛽
∗𝑚 is rotated with 
a different sgn(m)
.
m
.ω, an equivalent filtering cannot be 
directly achieved for each component. Therefore, for an 
equivalent filtering of all the voltage components, it is 
necessary to express each estimated vector 𝐯𝛼𝛽
∗𝑚 into a 
corresponding synchronous reference frame rotating with a 
sgn(m)
.
m
.ω speed (dqsgn(m)m-frame) by using Park’s 
transformation theory. Thus, the m component of the 
estimation voltage vector expressed in the corresponding 
dq
sgn(m)m
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𝑑𝑞sgn(𝑚)𝑚
∗𝑚 ) is given by, 
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It should be noted that each vector 𝐯
𝑑𝑞sgn(𝑚)𝑚
∗𝑚  is actually 
described as a DC/non-rotating vector, since both the dq
sgn(m)m
-
frame and the m voltage component are rotated with the same 
sgn(m)
.
m
.ω speed. Therefore, an equivalent filtering can now 
be achieved since all the voltage components can be expressed 
as non-rotating vectors according to (10). Therefore, the 
filtered estimation vector ?̅?
𝑑𝑞sgn(𝑚)𝑚
∗𝑚  expressed in a 
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sgn(m)m
-frame is generated by filtering the 
corresponding estimation vector component 𝐯
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and ωf2 is the cut-off frequency of the low-pass filter [F(s)] 
and should be set to 2π·50/3 rad/s according to the theoretical 
analysis in [24].  Finally, the filtered estimation vector ?̅?𝛼𝛽
∗𝑚, 
required by (9) to develop the decoupling network, can be 
calculated based on Park’s transformations and is given by, 
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When submitting (10) to (11) and then (11) to (12), (9) can 
be re-written as, 
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(13) 
Finally, (13) is the cornerstone of the proposed decoupling 
network (improved MHDC) as shown in Fig.   3. Hence, the 
multiple use of (13) for n = 1, 3, 5, 7, … in a cross feed-back 
decoupling network enables a dynamic estimation of each 
voltage component 𝐯𝛼𝛽
∗𝑛 . It should be pointed out that the cross 
feed-back network is required to dynamically eliminate the 
coupling effect between the fundamental voltage component 
and all the significant low-order harmonic components. It is 
important to mention that the improved MHDC can achieve an 
exact equivalent performance with the MHDC in [24], [25], 
but the complexity of the improved MHDC is significantly 
decreased, as it will be proved in Section III. 
C. Development of the Frequency Adaptive MHDC-PLL 
The proposed frequency adaptive MHDC-PLL can now be 
developed based on the adaptive QSG (as described in Section 
II.A), the improved MHDC (as described in Section II.B) and 
on the dq-PLL algorithm [28] for estimating the phase angle 
of the grid voltage as shown in Fig. 3. All the design 
parameters for developing the proposed frequency adaptive 
MHDC-PLL are summarized in Table I. The new frequency 
adaptive MHDC-PLL can achieve a fast and accurate 
synchronization under any grid disturbance and under highly 
harmonic distortion. The complexity of the synchronization 
has been significantly decreased compared to the MHDC-PLL 
of [24], [25], as it will be proved in Section III.     
The adaptive QSG is based on the IPT method in order to 
filter out the high-order harmonics and then the proposed 
frequency adaptive T/4 delay unit is used to generate the 
voltage vector vαβ. The proposed frequency adaptive method 
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Fig. 3.  Detailed structure of the proposed frequency adaptive MHDC-PLL.  
 
TABLE I.    
DESIGN PARAMETERS OF FREQUENCY ADAPTIVE MHDC-PLL. 
IPT unit  Filtering parameter  ωf1=2𝜋50√2 rad/s 
Adaptive T/4 delay  Langrange interpolation order  ND=3 
Improved MHDC Multiple use of (13) for n=1, 3, 5, 7 , 9, 11, 13 
Filtering parameter  ωf2=2𝜋50/3 rad/s 
dq-PLL Tuning parameters  kP=92, TI =0.000235 
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overcomes the inaccuracies under non-nominal frequency 
caused by the initial QSG used in [24], [25] and thus, an 
accurate operation can be achieved under any grid frequency.  
Then, the in-quadrature voltage vαβ is fed on the proposed 
improved MHDC as shown in Fig. 3, in order to dynamically 
cancel out the effect of the low-order harmonics with 
minimized computation burden. For a proper design of the 
improved MHDC, it is first necessary to define the number of 
harmonic-orders that are considered and eliminated by the 
decoupling network. An investigation is performed on the 
accuracy of the frequency adaptive MHDC-PLL under the 
worst-case voltage harmonic distortion according to EN50160 
standards (see HC3 in Table II). The investigation shows that 
a very accurate synchronization (error in phase angle 
estimation θerror = θgrid-θ΄ less than 0.00035 rad) can be 
achieved, when the improved MHDC is designed for N = 7, 
considering the fundamental (n = 1) and the effect of the six 
most significant harmonic components (n = 3, 5, 7, 9, 11, 13) 
in single-phase systems. The effect of the higher order 
harmonics is minimized due to the second-order band-pass 
filtering characteristics of IPT as mentioned in [24]. 
Therefore, the decoupling network of the frequency adaptive 
MHDC-PLL is designed for N = 7 as shown in Fig. 3 in order 
to achieve an accurate synchronization under any harmonic 
distorted grid conditions. Thus, the fast and accurate 
estimation of the fundamental voltage component 𝐯𝑑𝑞+1
∗1  
expressed in the dq
+1
-frame is enabled by the improved 
MHDC. This estimation voltage vector is free of any low- and 
high-order harmonics and therefore, the conventional dq-PLL 
algorithm can be used to accurately estimate the phase angle 
and the amplitude of the grid voltage, as demonstrated in Fig. 
3. 
The conventional dq-PLL system [28] is a closed-loop 
synchronization system, which aims to force the per unit 
𝑣𝑞
′ = 𝑣𝑞+1
∗1  to track zero. The synchronization algorithm is 
based on a Proportional-Integral (PI) controller, whose 
transfer function is given by kp+1/(Ti
.
s), with kp and Ti being 
the controller parameters. Therefore, based on a linearized 
small signal analysis, the transfer function of the PLL is given 
by the second order transfer function of (14), where it is 
obvious that the tuning parameters (kp and Ti) can affect the 
response of the synchronization unit.  
2
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For an optimally damped response of the PLL, the 
damping coefficient ζ should be set to 1 √2⁄ ;  the Settling 
Time (ST) has been set to 100 ms for the purposes of this 
work. Hence, the tuning parameters kp and Ti of the frequency 
adaptive MHDC-PLL have been set to 92 and 2.35
.
10
-4
, 
respectively. 
The proposed frequency adaptive MHDC-PLL can achieve 
a fast and accurate response under any harmonic distortion and 
under any grid faults and the required processing time of the 
proposed synchronization algorithm is significantly less 
compared to the original MHDC of [24], [25], as it will be 
demonstrated in Section III and IV.  
III. PERFORMANCE ANALYSIS – COMPLEXITY EVALUATION 
This section aims to prove that the proposed frequency 
adaptive MHDC-PLL (based on the improved MHDC) and the 
MHDC-PLL of [24], [25] can achieve an equivalent 
performance under any harmonic distorted grid voltage and 
that the proposed improved MHDC (Section II.B) requires 
significantly less processing time in each control loop. 
The proposed improved MHDC, as it is shown in Fig. 3, is 
based on the multiple-time use of (13) for accurately 
estimating each voltage component. By analyzing (13), it can 
be proved that the improved MHDC can achieve an exact 
equivalent response with the original MHDC proposed in [24], 
[25]. Thus, by multiplying both sides of (13) with the 
transformation matrix [𝑇𝑑𝑞𝑠𝑔𝑛(𝑛)𝑛] and applying Park’s 
transformation theory, (13) can be equivalently re-written as 
(15). 
 
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Then, by filtering both side of (15) with the filtering matrix 
[F(s)], by using (11), and by merging the transformation 
matrices, (15) can be re-written as (16), which is the 
cornerstone equation of the MHDC according to [24], [25].  
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Since (13) can be re-written in the form of (16), it is 
proven that the MHDC of [24], [25] and the improved MHDC 
proposed in this paper can achieve an exact equivalent 
response in terms of estimating the voltage vector of the 
fundamental voltage component. Furthermore, simulation 
results of Fig. 4, verify that under several Harmonic 
Conditions (HC), where HC1, HC2 and HC3 are defined in 
Table II, both the MHDC of [24], [25] and the improved 
MHDC present an exact equivalent and identical response on 
the accurate estimation of the 𝐯
𝒅𝒒+𝟏
∗𝟏 . Since (13) and (16) are 
equivalent, the theoretical analysis of both decoupling 
networks is exactly the same as the one that has already been 
presented in Section II.C of [24] and thus, it is not necessary 
to repeat this analysis at this point. According to the analysis, 
the transfer function, the Bode diagram, and the step response 
TABLE II. 
DEFINITION OF SEVERAL HARMONIC CONDITIONS (HC). 
Normal 
Operation 
Pure sinusoidal grid voltage 
HC1 |V3|=5% and |V5|=6% 
HC2 |V3|=5%, |V5|=6%, |V7|=5%, |V9|=1.5%, |V11|=3.5% 
HC3 
Worst case harmonic distortion according to EN50160: 
|V3|=5%, |V5|=6%, |V7|=5%, |V9|=1.5%, |V11|=3.5%, 
|V13|=3%, |V15|=0.5%, |V17|=2%, |V19|=1.5%, |Vh>20 |=0.3% 
HC4 An inter-harmonic with 10% amplitude at 375 Hz 
HC5 
Two sub-harmonics with 7% amplitude each at 5.3 Hz 
and 7.96 Hz 
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[24], both decoupling networks can achieve a very fast and 
accurate estimation of the fundamental voltage component by 
completely eliminating the oscillations caused by the 
harmonic distortion. It is to be noted that the fast and dynamic 
response of the decoupling network allows the accurate 
synchronization without causing a further deceleration on the 
PLL response. Further, the transfer function and the Bode 
diagram derived in [24] for the series combination of the QSG 
and the MHDC prove the stability of the proposed PLL and 
the ability to completely eliminate the harmonic oscillations. 
Although the two decoupling networks present an equivalent 
response, the improved MHDC proposed in this paper requires 
significantly less processing time compared to the MHDC of 
[24], [25], as it is further analyzed below. 
For a fair complexity analysis, both decoupling networks 
need to be designed for N = 7, to consider the fundamental 
component (n = 1) and the effect of the six most significant 
harmonic components (n = 3, 5, 7, 9, 11, 13).  Therefore, the 
process of the MHDC of [24], [25] for N = 7 requires the 
repeated processing of (16) for seven times. As a consequence, 
in each control step the decoupling network should process N 
multi-subtractions (𝐯𝒅𝒒𝐬𝐠𝐧(𝒏)𝒏 − ∑ ?̅?𝒅𝒒𝐬𝐠𝐧(𝒎)𝒎
∗𝑚
𝑚≠𝑛 ), N
2
 
transformation matrices [𝑇𝑑𝑞sgn(𝑛)𝑛], and N low-pass filtering 
matrices [F(s)]. In the case of the improved MHDC, for N = 7, 
(13) must be repeated for seven times as well. At each control 
step the improved MHDC should process N multi-subtractions 
(𝐯𝜶𝜷 − ∑ ?̅?𝜶𝜷
∗𝑚
𝑚≠𝑛 ), 2N transformation matrices, and N low-
pass filtering matrices [F(s)]. It is obvious that the proposed 
improved MHDC requires the processing of 2N = 14 
transformation matrices instead N 
2 
= 49 matrices of the 
MHDC of [24], [25]. The complexity comparison is 
summarized in Table III. A further complexity analysis is also 
presented in Table III, where the two decoupling networks 
have been analyzed in terms of the required additions, 
subtractions and multiplications at each control step. It is 
obvious that the re-formulation of the decoupling cell 
according to the proposed improved MHDC (Section II.B) can 
significantly decrease the required processing time of the 
synchronization algorithm. The decreased complexity of the 
new improved MHDC is particularly useful, since the real-
time operation of the inverter is enabled and a higher sampling 
rate can be adapted by the inverter controller for an improved 
performance. 
 Further, an in-depth experimental complexity analysis has 
been performed, based on a widely used microcontroller, such 
as the Texas Instrument TMS320F28335 digital signal 
processor. The investigation demonstrates a significant 
improvement with regards to the algorithm complexity, since 
the process of the frequency adaptive MHDC-PLL at each 
control loop requires 54.6 μs instead of 140 μs in the case of 
the initial MHDC-PLL of [24], [25]. Therefore, the proposed 
synchronization method requires 61% less processing time 
compared to the initial MHDC-PLL, as summarized in Table 
IV. It is important to mention that an inverter controller based 
on the frequency adaptive MHDC-PLL can achieve a 
sampling rate of 8 kHz on TMS320F28335 (54.6 μs for the 
synchronization and 63 μs for the rest units of the inverter 
controller). On the other hand, if the inverter controller is 
based on the initial MHDC-PLL of [24], [25] the sampling 
rate should be decreased to 4 kHz on TMS320F28335 (140 μs 
for the synchronization and 63 μs for the rest of the units of 
the inverter controller). Thus, the higher sampling rate enabled 
by the proposed PLL can improve the accuracy and the 
performance of the inverter as a result of minimizing the 
inaccuracies/distortion introduced by practical digital to 
analogue converters, such as a zero-order hold. Further, the 
improvement regarding the algorithm complexity allows to 
straightforwardly apply the proposed synchronization method 
in such a real-time practical application within the embedded 
micro-controller of the grid-tied inverter without requiring 
additional computational power.       
TABLE III.   
COMPLEXITY COMPARISON OF THE DECOUPLING NETWORKS. 
Decoupling 
Network 
Complexity analysis in each control loop 
Multi-
subtractions [𝑇𝑑𝑞sgn(𝑛)𝑛] [F(s)] 
Total 
mathematical 
operations 
MHDC of 
[19] (N=7) 
N N2 N 
322 
Multiplications 
63 Additions 
133 Subtractions 
Improved 
MHDC 
(N=7) 
N 2N N 
112 
Multiplications 
28 Additions 
98 Subtractions 
 
TABLE IV.   
PERFORMANCE COMPARISON OF TWO PLLS. 
PLL 
algorithm 
Required 
Processing 
Time (%) 
Dynamic 
Response 
under 
grid 
faults 
Accurate Resposne under 
Voltage 
sag/phase 
shift 
Frequency 
jump 
(f ≠ 50 Hz) 
Harmonic 
distortion 
MHDC-PLL 
 
100% Fast + - + 
Freq. Adapt.  
MHDC-PLL 
39% Fast + + + 
 
 
 
Fig. 4.  Comparison of the performance of the proposed improved MHDC 
and of the MHDC of [24], [25]. 
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IV. SIMULATION AND EXPERIMENTAL RESULTS 
The performance of the proposed frequency adaptive 
MHDC-PLL has been tested through simulation and 
experimental results in order to demonstrate the outstanding 
response of the new synchronization method. The simulation 
based investigation has been performed in 
MATLAB/Simulink. The experimental setup is based on a 
TMS320F28335 microcontroller (where the inverter controller 
has been applied), a Semikron SEMITeach (B6CI) inverter, a 
California Instrument 2253IX AC power source for emulating 
the grid, and an Elektro-Automatik EA-PSI 9750-20 DC 
power supply for emulating the DC bus of a PV system. It is 
worth mentioning that in both simulation and experimental 
studies, an 8 kHz sampling rate has been used for the inverter 
controller. 
Simulations performed in MATLAB/Simulink show the 
synchronization response of the proposed frequency adaptive 
MHDC-PLL, as demonstrated in Fig. 5.  The results of Fig. 5 
show the synchronization response of the frequency adaptive 
MHDC-PLL and the MHDC-PLL of [24], [25] under the 
worst-case harmonic distortion (HC3 of Table II) at 0.25 s, a 
10
o
 phase jump at 0.35 s, a 25% voltage sag at 0.5 s, a -1.5 Hz 
frequency change at 0.6 s, an inter-harmonic distortion (HC4 
of Table II) at 0.8 s, and a sub-harmonic distortion (HC5 of 
Table II) at 0.85 s. The performance comparison of Fig. 5 
between the two PLLs, proves that the frequency adaptive 
implementation of the QSG (Section II.A) enables the accurate 
synchronization under non-nominal frequencies (0.6 < t < 0.75 
s). Therefore, the frequency adaptive MHDC-PLL not only 
requires a significantly less processing time as shown in 
Section III, but additionally, it can also achieve a superior 
performance under any grid condition, as summarized in Table 
IV. From Fig. 5, it is obvious that the new frequency adaptive 
MHDC-PLL presents a very accurate response (even under the 
worst-case harmonic distortion for t > 0.25 s) and a very fast 
synchronization under any grid disturbance (e.g., phase jump, 
voltage sag, frequency change). Furthermore, the operation of 
the new synchronization scheme has been tested under inter-
harmonic (0.8 s - 0.85 s) and sub-harmonic (0.85 s - 1 s) 
distortion, as shown in Fig. 5. It is worth mentioning that 
although the improved MHDC has not been designed to 
eliminate inter-harmonics and/or sub-harmonics, the 
synchronization inaccuracies caused by these harmonics are 
significantly suppressed (θerror is less than 0.75
o
), but not 
completely eliminated. The sub-harmonics and inter-
harmonics are suppressed with the proposed synchronization 
scheme, since the second-order band-pass filtering 
characteristics of the developed QSG (due to the use of IPT) 
are inherited by the proposed PLL as shown in the theoretical 
analysis presented in [24]. The band-pass filtering capabilities 
of the proposed PLL offers approximately -45 db suppression 
in the case of sub-harmonics (HC5) and -36 db suppression in 
the case of inter-harmonics (HC4), according to the theoretical 
analysis of [24].  
The superior synchronization performance of the proposed 
frequency adaptive MHDC-PLL has also been experimentally 
verified as shown in Fig. 6. The experimental results of Fig. 
6(a) demonstrate the response of the new synchronization 
method when the worst-case harmonic distortion (HC3 of 
Table II) occurs at the grid voltage. The experiments show that 
the proposed PLL can decouple the effect of harmonics within 
10 ms. The initial voltage in Fig. 6(b)-(d) has harmonic 
distortion with the worst-case harmonics (HC3) and then a 
grid disturbance is applied. According to Fig. 6(b), a fast and 
accurate synchronization is achieved under a 25% voltage sag, 
which can enable a proper FRT operation of the grid tied 
 
Fig. 5.  Simulation results for the response of the frequency adaptive MHDC-PLL (new) and the MHDC-PLL under harmonic 
distortion, phase jump, voltage sag and frequency change events. 
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inverter. Fig. 6(c) demonstrates the operation of the new PLL 
under a 1 Hz frequency change. It is worth mentioning that the 
frequency adaptive MHDC-PLL presents a very accurate 
response under non-nominal frequencies due to the adaptive 
QSG. Finally, the fast and accurate synchronization response 
under a 10
o
 phase jump is demonstrated in Fig. 6( d).  
According to the experiments of Fig. 6, the proposed 
frequency adaptive MHDC-PLL can achieve a fast and 
accurate synchronization under any grid conditions. Such an 
advanced PLL based synchronization method can be an ideal 
solution for the synchronization of grid tied inverters. 
The synchronization accuracy under harmonic distortion 
can be very beneficial for the power quality of the grid-tied 
inverter as discussed in [10] and [25], while the dynamic 
response of the synchronization, especially under voltage sags, 
can enable a proper FRT operation of the inverter in order to 
enhance the stability of the power system under grid faults. A 
simulation based investigation has been performed here to 
demonstrate the beneficial effect of a fast and accurate 
synchronization on the operation of the grid-tied inverter as it 
is shown in Fig. 7. For this investigation, an open loop PQ 
controller designed in the dq-frame [29] is used to generate the 
reference currents 𝐈𝑑𝑞
∗ = [𝐼𝑑
∗  𝐼𝑞
∗]𝑇. Then, a current controller 
based on a PI controller and also designed in the dq-frame 
[29], [30] is used to regulate the inverter current. It is to be 
noted that the current controller is enhanced with a harmonic 
compensation module [30] in order to minimize the distortion 
of the injected current. Furthermore, the PQ controller is 
enhanced with FRT capabilities [31] in order to provide a 
proper voltage support under voltage sags, in terms of proper 
reactive current injection IQ, according to IQ = k(vN-vs), where k 
is set to 2 for the purposes of this investigation and vN is the 
nominal grid voltage [31]. 
Therefore, the simulation results of Fig. 7 present the 
inverter operation when a) a SOGI-PLL (t < 0.5 s) and b) 
when the proposed Frequency Adaptive MHDC-PLL (t > 0.5s) 
are used for the grid synchronization of the inverter. It should 
be noted that the SOGI-PLL does not present immunity 
against harmonic distortion in contrast with the new PLL 
which presents a great robustness against harmonics. For a fair 
comparison, the same tuning parameters have been used for 
both PLL systems according to Table I and the parameter k of 
SOGI-PLL has been set to √2 for optimally damped response 
according to [12], [13]. The inverter operation is demonstrated 
under highly harmonic distorted grid voltage (HC2 of Table 
II) and under a 25% voltage sag. It is obvious that the 
accuracy of the new synchronization against harmonics 
enables the accurate generation of reference currents (𝐈𝒅𝒒
∗ ) 
while the inaccuracies of SOGI-PLL cause undesired 
oscillations on the reference currents. The oscillations on the 
reference currents cause an increased total harmonic distortion 
of the current (THDi) in the case of the SOGI-PLL, with a 
THDi = 2.15% when there is no voltage sag and THDi = 4.5% 
when a voltage sag occurs. On the other hand, the accuracy of 
the proposed frequency adaptive MHDC-PLL enables an 
oscillation-free generation of the reference currents and thus, a 
high quality current injection is achieved, with a THDi = 1.5% 
under normal operation and voltage sag. It is to be noted that 
 
Fig. 6.  Experimental results for the synchronization response of the 
frequency adaptive MHDC-PLL under: (a) a harmonic distorted voltage, (b) 
a 25% voltage sag, (c) an 1 Hz frequency change, and (d) a 10o phase jump. 
The time division of the results is 10 ms/div. 
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Fig. 7.  Simulation results for the inverter operation when (a) a SOGI-PLL 
and (b) a frequency adaptive MHDC-PLL is used for the synchronization of 
the inverter under harmonic distorted voltage and a voltage sag event. 
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the THDi presented in Fig. 7 is calculated according to the 
time-dependent current signal over a running window of one 
cycle. This method does not allow the accurate calculation of 
the THDi during the transient operation, and thus the resulting 
THDi can be ignored during the transients. Consequently, the 
accurate calculation of the THDi requires approximately two 
cycles to come to steady-state. Further, the dynamic response 
of the frequency adaptive MHDC-PLL enables a fast and a 
proper FRT operation of the inverter, where a reactive power 
support is properly injected into the grid within 15 ms, for 
enhancing the stability of the power system. During the FRT 
operation the injected active power is decreased to maintain 
the injected current within the inverter limits. Hence, the 
results of Fig. 7 demonstrate that the accurate and fast 
response of the frequency adaptive MHDC-PLL is particularly 
beneficial for the operation of the grid tied inverter, in terms 
of increasing the power quality and of enabling an appropriate 
dynamic and FRT operation of the inverter. Especially, the 
improvement on the quality of the injected current (by 
minimizing the THDi) proves that the advanced performance 
of the proposed PLL is necessary in practical applications and 
can benefit the overall quality of the power system.   
V. CONCLUSIONS 
In this paper, two new methods have been proposed: one 
for decreasing the complexity of the Multi Harmonic 
Decoupling Cell PLL system (MHDC-PLL) and one for 
enhancing its performance against non-nominal grid 
frequencies. Hence, the proposed frequency adaptive MHDC-
PLL requires a significantly less processing time and presents 
a superior performance in contrast to the original MHDC-PLL 
in the case of a varying grid frequency. That is to say, the 
proposed frequency adaptive MHDC-PLL can achieve a fast 
and accurate response under any grid disturbances and under 
highly harmonic distorted grid voltage. As a consequence, the 
proposed synchronization method can be beneficial for the 
operation of a grid-tied inverter in terms of improved power 
quality, fast and accurate dynamics.  
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